| 摘要: |
| 为了确保软件分析与设计阶段UML2.0 序列图模型的可靠性,采用命题投影时序逻辑(propositional projection temporal logic,简称PPTL)模型检测方法对该模型进行分析和验证.提出了事件确定有限自动机(event deterministic finite automata,简称ETDFA),并使用该自动机为序列图建立形式化模型,通过给出的基于ETDFA 的PPTL 模型检测算法得到验证结果.该方法可以在基于Spin 的PPTL 模型检测器的支持下实现.实例结果表明,该方法可以验证序列图的性质并保证其可靠性. |
| 关键词: UML2.0 序列图 事件确定有限自动机 模型检测 命题投影时序逻辑 验证 |
| DOI：10.3724/SP.J.1001.2011.04005 |
| 分类号: |
| 基金项目:国家自然科学基金(60433010, 60873018, 60910004, 91018010, 61003078, 61003079, 61133001); 国家重点基础研究发展计划(973)(2010CB328102); 国家教育部博士点基金(200807010012); 中央高校基本科研业务费专项资金(JY10000903004) |
|
| Specification and Verification of UML2.0 Sequence Diagrams Based on Event Deterministic Finite Automata |
|
ZHANG Chen1,2, DUAN Zhen-Hua1,2, TIAN Cong1,2
|
|
1.Institute of Computing Theory and Technology, Xidian University, Xi’an 710071, China;2.State Key Laboratory of Integrated Service Networks, Xidian University, Xi’an 710071, China
|
| Abstract: |
| To ensure the reliability of UML2.0 sequence diagrams (SD), which are used in software analysis and design, propositional projection temporal logic (PPTL) model checking is adopted in this paper. First, event deterministic finite automata (ETDFA) are proposed and used to describe the formal models of SD. Furthermore, an algorithm for model checking ETDFA with PPTL formulas being the properties is presented. Finally, based on the implementation of PPTL model checker, the ETDFA models of SD are verified. Experimental results show that the proposed method is useful in ensuring the reliability of SD. |
| Key words: UML2.0 sequence diagram event deterministic finite automata model checking propositional projection temporal logic verification |
