Hardware Implementation of Petri Nets
DOI:
Author:
Affiliation:

Clc Number:

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    Petri net is an important tool to model asynchronous and concurrent phenomena. The hardware implementation of Petri net will provide an effective way to the design of parallel controller. In this paper, the hardware implementation method of several kinds of Petri net system is presented, including C/E system with inhibitor arcs and enabling arcs, P/T system and T-timed Petri net system, The dealing method of non-pure net in hardware implementation is also proposed. First the logic circuits to implement Petri net are discussed.Then the logic circuits are described with ABEL-HDL.Finally an example is given to implement Petri net with hardware(CPLD),which is a service system described by interpreted Petri net.Experimental results show thatthe correctness of this method.This method is of momentous significance to the design of DEDS controller,especially to the design of SoC paralle controller and multi-processors chip.

    Reference
    Related
    Cited by
Get Citation

赵不贿,景亮,严仰光. Petri网的硬件实现.软件学报,2002,13(8):1652-1657

Copy
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:November 12,2001
  • Revised:February 28,2002
  • Adopted:
  • Online:
  • Published:
You are the firstVisitors
Copyright: Institute of Software, Chinese Academy of Sciences Beijing ICP No. 05046678-4
Address:4# South Fourth Street, Zhong Guan Cun, Beijing 100190,Postal Code:100190
Phone:010-62562563 Fax:010-62562533 Email:jos@iscas.ac.cn
Technical Support:Beijing Qinyun Technology Development Co., Ltd.

Beijing Public Network Security No. 11040202500063