###
DOI:
Journal of Software:1996.7(10):626-633

FPGA最小延时工艺映射理论及算法
彭宇行,陈福接
(长沙工学院计算机研究所,长沙,410073)
THE TECHNOLOGY MAPPING THEORY ALGORITHM FOR MINIMAL DELAY IN LUT BASED EPGA DESING
Peng Yuxing,Chen Fujie
()
Abstract
Chart / table
Reference
Similar Articles
Article :Browse 2692   Download 3161
    Revised:September 05, 1995
> 中文摘要: 本文以动态规划和网络流理论为基础,提出一种新的求解基于LUT结构的FPGA工艺映射算法,并证明了它能获得最小延时目标电路,算法计算复杂度低.
中文关键词: 电子CAD  FPGA  工艺映射  延时分析  算法  
Abstract:Based on the dynamic programming and the theorem of network flow, this paper presents a new technology mapping algorithm for delay optimization in LUT-based FPGA design in polynomial time. It is proved that the algorithm can minimize the delay in the target circuit. Its theoretical results are better.
文章编号:     中图分类号:    文献标志码:
基金项目:本文研究得到“8.5同构型多处理机系统结构”经费资助. 本文研究得到“8.5同构型多处理机系统结构”经费资助.
Foundation items:
Reference text:

彭宇行,陈福接.FPGA最小延时工艺映射理论及算法.软件学报,1996,7(10):626-633

Peng Yuxing,Chen Fujie.THE TECHNOLOGY MAPPING THEORY ALGORITHM FOR MINIMAL DELAY IN LUT BASED EPGA DESING.Journal of Software,1996,7(10):626-633