MODULE SILICON COMPILATION EXPERT SYSTEM-SCES
DOI:
Author:
Affiliation:

Clc Number:

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    This paper presents a module silicon compilation expert system--SCES developed by us. SCES consists of a set of cooperating expert systems with common blackboard structures and is featured by performing topological modification, using widespreadly deducing CAD database (dCADB), logical reduces, rule_based programming and an open inference schedule system. SCES takes specifications (chip dimension rate, cell delays and pad arrangements) from input file, performs topological modifications, logical and layout automatic design,sets up dCABs of design results,outputs the logic drawing,layout and circuit SPICE format file including parasitic parameters of interconnections.

    Reference
    Related
    Cited by
Get Citation

杨乔林.模块硅编译专家系统—SCES.软件学报,1991,2(4):42-47

Copy
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:
  • Adopted:
  • Online:
  • Published:
You are the firstVisitors
Copyright: Institute of Software, Chinese Academy of Sciences Beijing ICP No. 05046678-4
Address:4# South Fourth Street, Zhong Guan Cun, Beijing 100190,Postal Code:100190
Phone:010-62562563 Fax:010-62562533 Email:jos@iscas.ac.cn
Technical Support:Beijing Qinyun Technology Development Co., Ltd.

Beijing Public Network Security No. 11040202500063